FPGA Polyphase Filter Bank Study & Implementation

Raghu Rao
Matthieu Tisserand
Mike Severa
Prof. John Villasenor

Image Communications/Reconfigurable Computing Lab.
Electrical Engineering Dept.
UCLA



Introduction

This document describes a polyphase filter bank and summarizes the results of a feasibility study of its implementation on FPGA-based architectures with respect to size, timing and bandwidth requirements

Under the SLAAC program, UCLA and Los Alamos National Labs have collaborated in mapping new adaptive algorithms to configurable computing platforms



Project Goals

The current portion of the collaboration has involved the feasibilty and implementation of a Polyphase Filter bank using various FPGAs and hardware architectures.

The Polyphase implementation is a multi-rate filter structure combined with a DFT designed to extract subbands from an input signal


It is an optimization of the standard approaches and offers increased efficiency in both size and speed, aspects that are well suited to reconfigurable computing

Task heretofore implemented only in ASIC; offers a good opportunity as an example of migration from ASIC to an Adaptive platform




Basic Project Parameters

- 128 Megasamples/sec input signal
- 16 distinct subband outputs
- Implement using Polyphase filter and DFT structure





Polyphase Filter Architecture



Polyphase Filter Architecture

Commutator:

- distributes signal to *n* lines
- reduces clock speed by factor of *n*

Polyphase Filter bank:


- 32 1-input, 1-output polyphase filters or
- 16 1-input, 2-output optimized polyphase filters

FFT:

- 2*n*-point real FFT
- *n*-point complex FFT



System Requirements




- 128MHz system speed
- Note: 4 samples at 32MHz equivalent to one sample at 128 MHz
- All lines are buses equal to sample precision (from 8 to 16 bits)
- Precision has been implemented as a generic in VHDL
 - makes precision configurable
 - allows easy assessment of precision's affect on feasibility



What Happens Inside?


- Data will be sent to 32 filters...
- i.e., need to be latched and further demuxed by factor of 8
- Clock speed reduced also by factor of 8 to 4MHz






And then?

- Some work gets done
 - Polyphase filtering, DFT: @ 4MHz
 - note: using resource-sharing filter structures, initial decimation only by factor of 4, smaller filter bank, work gets done @ 8MHz (slides on this method later)



And finally?

- 16 samples at 4MHz are available to the remuxing logic
- 16 samples are required for system
- Re-Mux runs at 16MHz and samples 4 DFT outputs at a time
- Results data has latency of a minimum of 12 clock cycles due to demux/remux (plus polyphase/DFT latency)



Polyphase Filter Banks

The following slides describe the regular polyphase filter bank, the transpose form FIR filter, and optimizations based on symmetry

This is a symmetric FIR filter, i.e., the first n/2 and the last n/2 coeffs are the same, albeit in reverse order.

We can exploit this symmetry to implement an optimal form of the filter bank, using resource sharing.

We also describe two methods of exploiting resource sharing. The advantage of these schemes is the reduction in the size of both the filter bank and the commutator.

The Polyphase Filter bank Design

- First step is to design a prototype low-pass, FIR filter h(n) with the desired filter parameters
- The *I* polyphase filters p_k , each of integer length K = M/I are derived from the length *M* FIR filter h(n) via
 - $p_k(n) = h(k + nI), k = 0..I-1, n = 0..K-1$
 - (*M* is selected to be a multiple of *I*)

Our Polyphase Design

•
$$K = M/I$$
: $M = 128$, $K = 4$, $I = 32$

•
$$p_k(n) = h(k + nI), k = 0..I-1, n = 0..K-1$$
:

•
$$p_0 = h(0+0)$$
, $h(0+32)$, $h(0+64)$, $h(0+96)$

•
$$p_1 = h(1+0)$$
, $h(1+32)$, $h(1+64)$, $h(1+96)$

•

•

•

•
$$p_{31} = h(31 + 0)$$
, $h(31 + 32)$, $h(31 + 64)$, $h(31 + 96)$

Our Polyphase Design

$$P_0$$
 h(0), h(32), h(64), h(96)

$$P_1$$
 h(1), h(33), h(65), h(97)

$$P_2$$
 h(2), h(34), h(66), h(98)

•


•

lacktriangle

$$p_{31}$$
 h(31), h(63), h(95), h(127)




Polyphase filter bank, 32 filters with 4 taps each



Symmetry - how is it useful?



Symmetric filter bank



Symmetry - how is it useful?

- Given an *n*-tap filter with coefficients *h*(0..*n*)

 h0 h1 h2 h3 h4 h5 h6 h7 h8 h9 h10 h11 h12 h13 h14 h15
- In a symmetric filter of n taps, coefficient h(i) = h(n-1-i), i.e., we can re-label the above filter coefficients as $h0 \ h1 \ h2 \ h3 \ h4 \ h5 \ h6 \ h7 \ h7 \ h6 \ h5 \ h4 \ h3 \ h2 \ h1 \ h0$
- What does this mean for our polyphase structure?

Symmetry - how is it useful?

• What does this mean for our polyphase structure?

h0 h8

h1 h9

h2 h10

h3 h11

h4 h12

h5 h13

h6 h14

h7 h15

h0 h7

h1 h6

h2 h5

h3 h4

h4 h3


h5 h2

h6 h1

h7 h0

Symmetry - how is it useful?

- What does this mean for a polyphase structure?
- We can reduce number of coefficient multipliers



Symmetry - how is it useful?


• What does this mean for a polyphase structure?

$$.. x15 .. x7 \longrightarrow h0 h7 \longrightarrow x0 .. X8 ..$$

$$.. x14 .. x6 \longrightarrow h1 h6 \longrightarrow x1 .. X9 ..$$

The Commutator

The commutator is half the size for this architecture. After feeding 8 filters, it reverses direction.




It goes to filters 1, 2, 3, 4, 5, ... 8 and then 8, 7, 6, 5, 4, 3, 2, 1 and reverses direction again.

Symmetry - how is it useful?

Hardware Implementation



Transpose Form of the FIR filter











multiplier

Resource Sharing Optimization - Scheme 1



Resource Sharing Optimization - Scheme 2




Comparison of Schemes

	Multipliers	Adders	Registers	Multiplexer	Demultiplxr
Regular	128	96	128	0	0
Scheme 1	64	96	128	0	0
Scheme2	64	48	256	112	16

NOTE: schemes1 and 2, also reduce the size of the commutator. With these schemes only a N/2 commutator is needed (decimate by 16).


Polyphase filter bank with resource shared filters



Since each filter convolves alternate samples, giving two outputs, one a convolution of even samples and the other a convolution of odd samples, it also acts to decimate by 2. So, the initial decimator needs to decimate only by 16.

The Commutator


The commutator is half the size for this architecture. After feeding 16 filters, it reverses direction.




It goes to filters 1, 2, 3, 4, 5, ... 16 and then 16... 6, 5, 4, 3, 2, 1 and reverses direction again.

A clocking scheme to enable flipflops alternately

The flipflops in different colors need to be latch data alternately. When blue is on, green is off. This can be accomplished by a 2 phase clocking scheme.



Alternate scheme using enable flipflops



Instead of positive and negative DFFs, enable FFs can be used to convolve alternate samples. This clock enable also can be used as the select line to the muxes and demuxes.

Initial Studies

The initial work involved approaching the topic from a theoretical standpoint

- understand polyphase theory
- implement polyphase structure simulation
 - DSP Canvas
 - MatLab
- create filter based on design specs from Fiore's paper
- generate initial size estimates based on knowledge of the size of components and number of CLB's necessary to implement them on an FPGA

Feasibility Experiments

These experiments evaluated the feasibility of implementing the polyphase filter bank on an Altera Flex10K250A (part EPF10K250AGC599-1) a Xilinx XC40150 (part XC40150XV-09-BG560) and a Xilinx VirtexXCV1000 (part XCV1000-4-BG560)

All experiments were synthesized using Synplify 5.1.4 and placed and routed with Maxplus 29.1

The filter bank consisted of a decimator at the input, feeding a bank of either 16 or 32, 4 tap filters (filters optimized for symmetry have 2 outputs). The outputs of the filter bank feed a commutator that "re-muxes" data onto 4 lines that will feed a DFT (assumption that the DFT is on another chip).

Results for non-symmetry optimized filter bank

Flex10K250A, part EPF10k250AGC599-1, does not fit.

The critical resource on an Altera Flex10K is the carry chain (fast interconnect) routing.

32 filters, with 1 output each, not optimized for symmetry

Results for non-symmetry optimized filter bank

Xilinx Virtex, part XCV1000-4-BG560

	AREA	MAX FREQ
D=8, C=13	2130 of 12288 CLB slices, 17% of chip	66.578 MHz
D=13, C=13	3740 of 12288 CLB slices, 30% of chip	64.583 MHz
D=15, C=13	4030 of 12288 CLB slices. 33% of chip	72.343 MHz

This has 32 filters, with 1 output each, not optimized for symmetry

D - data precision

C - coeff precision



Results for symmetry optimized filter bank

Flex10K250A, part EPF10k250AGC599-1

	AREA	MAX FREQ
D=8, C=13	4932 LEs 40% of chip	22.47 MHz
D=13, C=13	8109 LEs 66% of chip	22.42 MHz
D=14, C=13	8523 LEs 70% of chip	22.02 MHz
D=15, C=13	8975 LEs. 76% of chip. No Fit, routing resources	No Fit.

This has 16 filters, with 2 outputs each, optimized for symmetry

Results for symmetry optimized filter bank

Xilinx XC40150XV-09-BG560

	AREA	MAX FREQ
D=8, C=13	2946 of 5184 CLB slices, 56% of chip	31.448 MHz

This has 16 filters, with 2 outputs each, optimized for symmetry

Results for symmetry optimized filter bank

Xilinx Virtex XCV1000-4-BG560



This has 16 filters, with 2 outputs each, optimized for symmetry

FFT Implementation

The following slides describe some optimizations of the FFT and how its inclusion into the system logic affects size and speed.

- Goal of system is 16 distinct positive frequency bins
- An N-point FFT produces N/2+1 distinct bins
- Our input sequence is real
- The FFT of a real valued sequence of 2N points can be computed efficiently by employing an N-point complex FFT

32-point Real FFT Implementation

X(n), the 2N point real sequence is divided into 2, N-point sequences as follows:

$$h(k) = x(2k), k = 0, 1, ..., N - 1$$

$$g(k) = x(2k + 1), k = 0, 1, ..., N - 1$$

i.e.. The function h(k) is equal to the even-numbered samples of x(k), and g(k) is equal to the odd-numbered samples.

A N-point complex valued sequence y(k) can be written as

$$y(k) = h(k) + j g(k)$$

The DFT of y(k) is then computed.

FFT cont'd.

$$Y(k) = H(k) + W_{2N}^kG(k),$$
 $k = 0, 1, ..., N-1$

$$Y(k + n) = H(k) - W_{2N}^{k}G(k), k = 0, 1, ..., N-1$$

To compute the real and imag. parts of the output, H(k) and G(k) can be expressed in terms of even and odd components.


$$\mathbf{H}(\mathbf{k}) = \mathbf{R}_{\mathbf{e}}(\mathbf{k}) + \mathbf{j} \ \mathbf{I}_{\mathbf{o}}(\mathbf{k})$$

$$G(k) = I_e(k) - j R_o(k)$$

Substituting this in Y(k), we get,

$$Y(k) = Y_r(k) + j Y_i(k)$$
, where

FFT of a 2N point real sequence from a N point complex FFT



Area and delay numbers for the 32-point real FFT

Data precision	Timing	Area	Percentage of chip	
13	16.03 MHz	2165	17% of chip	
	62.3 ns			
14	16.47 MHz	2413	19% of chip	
	60.7 ns			
15	8.89 MHz	2654	21% of chip	
	112.4 ns			
16	15.31 MHz	2876	23% of chip	
	65.3 ns			

Altera Flex10K-250A GC599-1

Xilinx xc40150-09-bg560: Area 2530 out of 5184(48% of chip), 20.001 MHz.

Xilinx Virtex xcv1000-4-bg560: Area 1754 out of 12288(14% of chip), 48.96 MHz.

(virtex precision 13 & 13, XC40150: 8 & 13)



Full System Estimates

The entire polyphase filter bank along with the FFT does not fit on an Altera Flex device. But it does fit on the Xilinx XC40150 and Virtex.

Decimation factor = 32, 17 positive frequency bins

Data precision = 13, Coeff precision = 13

Xilinx xc40150-09-bg560 (D=8, C=13)

4581 CLBs out of 5184 - 88% of chip.

Freq: 20.492 MHz

Xilinx Virtex - xcv1000-4-bg560

7156 CLB slices out of 12288 - 58% of chip.(11631 LUTs).


Freq: 56.715 MHz.




Polyphase filter bank on a Xilinx XC40150XV-09-BG560

DESIGN	XILINX XC40150XV-09-BG560		XILINX VIRTEX XCV1000-4-BG560		ALTERA FLEX10K250AGC599-1	
	8 point data precision 13 point coeff precision		8 point data precision 13 point coeff precision		8 point data precision 13 point coeff precision	
	AREA	TIMING	AREA	TIMING	AREA	TIMING
Fir filterbank	2946/5184 CLBs 56% of chip	Freq 31.448 MHz			4932/12160 LEs 40% of chip	Freq 22.47 MHz
32 point real FFT	2530/5184 48% of chip	Freq 20.001 MHz			2092/12160 LEs 17% of chip	Freq 19.08 MHz
Full design (polyphase filter bank+fft)	4581/5184 88% of chip	Freq 20.492 MHz	4195/12288 34% of chip	Freq 50.594 MHz	No Fit	

Area and delay estimation flow



RTL level schematics and design browser from Synplify



Future Work

Simulate and test polyphase VHDL implementation using LANL test vectors

Work together with LANL to facilitate possible demo of polyphase work

Implement Scheme 2 of resource sharing symmetrical filter bank

Study the advantages and disadvantages with regards to system goals of FFT replacing the FFT with a DCT

Look into adaptive filtering techniques

Modifying our current polyphase design to accommodate configurable or even programmable rate

Conclusions

Very productive intitial phase of collaboration between UCLA and LANL

Our work has resulted in some innovations at the algorithmic level

Task migration from ASIC to FPGA

This study has provided useful sizing information for the Altera Flex and Xilinx Virtex families as well as some initial benchmarks of basic DSP methods used in UWB