

Documentation for Event Capture Beta

- Brandon Rumberg
- Patrick Brandt




Table of Contents

| | |
|--------------------------|----|
| About This Document..... | 3 |
| Top Level..... | 4 |
| Input Block..... | 6 |
| Window Set..... | 8 |
| Calc Variance..... | 10 |
| Remove Bias..... | 12 |
| Find Bias..... | 13 |
| Sum of Squares..... | 14 |
| Square of Sums..... | 15 |
| Average Variance..... | 16 |
| Threshold..... | 17 |
| Format&Buffer..... | 19 |
| Ram Control..... | 21 |
| Lights Counter..... | 23 |

Illustration Index

| | |
|--|----|
| Illustration 1: Event Capture Top Level Diagram..... | 4 |
| Illustration 2: Input Block Diagram..... | 6 |
| Illustration 3: Window Set Block Diagram..... | 8 |
| Illustration 4: Calc Variance Block Diagram..... | 10 |
| Illustration 5: Remove Bias Block Diagram..... | 12 |
| Illustration 6: Find Bias Block Diagram..... | 13 |
| Illustration 7: Sum of Squares Block Diagram..... | 14 |
| Illustration 8: Square of Sums Block Diagram..... | 15 |
| Illustration 9: Average Variance Block Diagram..... | 16 |
| Illustration 10: Threshold Block Diagram..... | 17 |
| Illustration 11: Format&Buffer Block Diagram..... | 19 |
| Illustration 12: Ram Control Block Diagram..... | 21 |
| Illustration 13: Lights Counter Block Diagram..... | 23 |

About This Document

Event Capture Beta comes in three flavors. First is the single ADC, two input (1GHz sampling) version which is detailed in this document. In addition there exists a 2-ADC, 2-input (2GHz sampling) and a 2-ADC, 4-input (1GHz sampling) version.

All versions of Event Capture Beta have the same functionality so although this document is written for the 1-ADC 2-input mode, it applies to the other modes with minor exceptions.

This document discusses the FPGA portion of the design in a top-down manner. Each subsystem is presented by including a description of the purpose of the subsystem as well as a description of the inputs and outputs.

The purpose of the Event Capture design is to detect short transient events and record them with high time resolution. Motivation and results are described in more detail in notes 2,3, and 4 in the Cicada Notes series.

Top Level




Illustration 1: Event Capture Top Level Diagram

Description:

Event Capture Beta determines when an event has occurred by comparing the current variance (over the past 32 samples) of the input with the average variance over a longer time (user definable). An event is said to occur when the current variance exceeds the average variance scaled by a user defined significance level:

$$\text{Event occurred if: } \sigma_{current}^2 > \sigma_{average}^2 * \text{significanceFactor}$$

Once an event is detected a delayed version of the signal is written into memory.

A window length is defined by the user. The captured event should be centered in the window. The delay for the delayed version of the signal is chosen so the event will be centered and also accounts for the latency in doing the calculations described in the above paragraph:

$$s_{delayed}(t) = s(t + [\frac{\text{windowlength}}{2} + \text{latency}_{\text{calculation}}])$$

Starting at the left of *Illustration 1*, we see that the signals are digitized in the input subsystem after which they follow two paths. The top path is the event detection path. The bottom path delays the signal as described in the above paragraph and concatenates sets of four 8-bit samples to be stored in the 32-bit memory locations.

Each subsystem is described in detail below.

Input Block




Illustration 2: Input Block Diagram

Description

The *Input* subsystem is responsible for digitizing the incoming signal. Note that the *sync* pulse is down-sampled to the FPGA clock speed.

Inputs

| Inputs | Source | Description |
|-----------------------|-----------|--------------------------|
| <code>sim_i</code> | Top level | Input for polarization I |
| <code>sim_q</code> | Top level | Input for polarization Q |
| <code>sim_sync</code> | Top level | 1pps input |

Outputs

| Outputs | Destination | Description |
|----------------|---------------------------------|----------------------------------|
| <i>i0:i3</i> | calc_variance, format&buffer | Sampled input for polarization I |
| <i>q0:q3</i> | calc_variance, format&buffer | Sampled input for polarization Q |
| <i>sync</i> | calc_variance | Sampled 1pps |

Window Set

This block sets up the length of the buffer. On the rising edge of *start_window*, the counter will count to the current value specified for the window time. The multiplexer switches to a constant one on the falling edge of *start_window* so that the buffer read is still enabled and the buffer will empty itself.




Illustration 3: Window Set Block Diagram

Description

The *Window Set* subsystem initializes the length of the FIFO buffer which is used to delay the signal in order to center the event in the window. On the rising edge of *start_window*, *start_write* is asserted and the counter will count to the value in the *window_time* register. Once this value is reached, *start_read* is asserted.

The multiplexer on the right was added in an attempt to allow the window length to be reset while the system is running. The idea is that the multiplexer switches to a constant value of one on the falling edge of *start_window* so that the buffer read is still enabled and the buffer will empty itself. However this portion of the design does not work so the system must be reset in order to effectively change the window length. This issue is described in Cicada Note #7.

Inputs

| Inputs | Source | Description |
|---------------------|---------------------------------|---|
| <i>window_time</i> | User defined register | The number of clock cycles to capture data on either side of an event |
| <i>start_window</i> | Top level <i>start</i> register | When <i>start_window</i> goes high, <i>start_write</i> goes high, and the counter counts up to the window size before asserting <i>start_read</i> |

Outputs

| Outputs | Destination | Description |
|--------------------|---------------------|---|
| <i>window_size</i> | RAM control block | Used by address counter to capture the correct number of samples |
| <i>enable</i> | RAM control block | When asserted, buffer size has been set so it is okay to capture events |
| <i>start_write</i> | format&buffer block | Begin writing to buffer |
| <i>start_read</i> | format&buffer block | Begin reading from buffer |

Calc Variance




Illustration 4: Calc Variance Block Diagram

Description

The *Calc Variance* subsystem is responsible for calculating both the current and long term variance of the incoming signals. From left to right in Illustration 4, we see that any DC offset is removed from the signal, then the current variance is calculated. The current variance is output from this subsystem and is also fed into the average variance block.

Inputs

| Inputs | Source | Description |
|--------------------|-----------------------|---|
| <i>i0:i3</i> | ADC | Input for polarization I |
| <i>q0:q3</i> | ADC | Input for polarization Q |
| <i>bias_rate_i</i> | User Defined Register | Rate that bias block integrates to the DC offset |
| <i>bias_rate_q</i> | User Defined Register | Rate that bias block integrates to the DC offset |
| <i>length_i</i> | User Defined Register | How often samples are used for averaging the variance |
| <i>length_q</i> | User Defined Register | How often samples are used for averaging the variance |

Outputs

| Outputs | Destination | Description |
|-------------------|--------------------|--|
| <i>curr_var_i</i> | Threshold | Instantaneous variance of polarization I |
| <i>avg_var_i</i> | Threshold | Average variance of polarization I |
| <i>curr_var_q</i> | Threshold | Instantaneous variance of polarization Q |
| <i>avg_var_q</i> | Threshold | Average variance of polarization Q |

Remove Bias

Any DC offset of the incoming signal is detected by the *find_bias* block and then subtracted from the inputs.




Illustration 5: Remove Bias Block Diagram

Description

Remove Bias does what one would expect from the name. The *find_bias* block integrates to the bias offset of *din1*, this bias is subtracted from each concurrent sample. The algorithm used by *find_bias* is described in the next section.

Find Bias




Illustration 6: Find Bias Block Diagram

Description

Find Bias digitally models an integrating filter as described in the Xilinx TechXclusives article Digitally Removing a DC offset. [1]

Sum of Squares




Illustration 7: Sum of Squares Block Diagram

Description

This block sums the squares of the last 32 samples.

Square of Sums




Illustration 8: Square of Sums Block Diagram

Description

This block squares the sum of the last 32 samples.

Average Variance




Illustration 9: Average Variance Block Diagram

Description

This block sums the current variance at previous times as represented by this equation:

$$dout[n] = \sum_{k=0}^7 din[n+k*averagingDistance]$$

Each output is held over *averaging_distance* clock cycles.

Threshold




Illustration 10: Threshold Block Diagram

Description

Threshold is responsible for detecting events. The average variance of each channel is multiplied by the user defined significance level in *variance_i* or *variance_q* and compared to the current variance. If the current variance is greater then an event has occurred.

Inputs

| Inputs | Source | Description |
|--------------------------|-----------------------|--|
| <i>avg_variance_i:q</i> | calc_variance | Average variance of respective polarization |
| <i>curr_variance_i:q</i> | calc_variance | Current variance of respective polarization. |
| <i>variance_i:q</i> | User defined register | The ratio by which the current variance must exceed the average variance to trigger an event |
| <i>sync</i> | calc_variance | 1pps |

Outputs

| Outputs | Destination | Description |
|------------------|----------------------|---|
| <i>avg_i:q</i> | User viewed register | Average variance of respective polarization, viewed as an unsigned number with binary point at zero. (Otherwise number is truncated when run in hardware) |
| <i>curr_i:q</i> | User viewed register | Current variance of respective polarization, viewed as an unsigned number with binary point at zero. (Otherwise number is truncated when run in hardware) |
| <i>EVENT</i> | RAM_control block | High when an event is detected in either polarization |
| <i>event_i:q</i> | top level scopes | High when an event is detected in the respective polarization |
| <i>sync_out</i> | RAM_control block | 1pps |

Format&Buffer




Illustration 11: Format&Buffer Block Diagram

Description

This block concatenates four 8 bit samples to be stored in a 32 bit location. These 32-bit values are then fed into a buffer. The depth of the buffer is the correct length so that the delay caused by running through the buffer is half the window time. The write enable and read enable pins as asserted by the the window_set block to cause the buffer to be the desired depth.

Inputs

| Inputs | Source | Description |
|---------|------------------|----------------------------------|
| $i0:i3$ | Input block | Sampled input for polarization I |
| $q0:q3$ | Input block | Sampled input for polarization Q |
| we | window_set block | Begin writing to the buffer |
| re | window_set block | Begin reading from the buffer |

Outputs

| Outputs | Destination | Description |
|----------------|----------------------|---|
| <i>i_chunk</i> | Top level RAM blocks | Sets of four input samples that have been concatenated into one 32 bit word and delayed to be half the window time behind the detection of events |
| <i>q_chunk</i> | Top level RAM blocks | Sets of four input samples that have been concatenated into one 32 bit word and delayed to be half the window time behind the detection of events |

Ram Control

This block handles the addressing of the output RAM.




Illustration 12: Ram Control Block Diagram

Description

This block handles the addressing of the output RAM.

Inputs

| Inputs | Source | Description |
|--------------------|-----------------------|---|
| <i>enable</i> | window_set block | When high, the buffer size has been set so it is okay to capture events |
| <i>event</i> | threshold | High when an event is detected |
| <i>inhibit</i> | User defined register | Setting to zero inhibits the capture of events |
| <i>reset</i> | User defined register | After an event has been captured, this register must be toggled to reset the event_hold register and allow new events to be captured. |
| <i>sync</i> | threshold | 1pps |
| <i>window_size</i> | window_set block | Number of clock cycles to capture on either side of an event |

Outputs

| Outputs | Destination | Description |
|------------------|----------------------|--|
| <i>event_occ</i> | lights_counter block | High when an event has been captured and is ready to be read |
| <i>we</i> | top level RAM | Write enable for capture RAM block |
| <i>addr</i> | top level RAM | Addressing for capture RAM blocks |
| <i>sync_out</i> | lights_counter block | 1pps |

Lights Counter

This block latches counter values when an event occurs and when a sync pulse arrives. It also counts the number of events that have been recorded and provides visual verification in the form of an LED.




Illustration 13: Lights Counter Block Diagram

Description

This block latches counter values when an event occurs and when a sync pulse arrives. It also counts the number of events that have been recorded and provides visual verification in the form of an LED.

Inputs

| Inputs | Source | Description |
|------------------|-------------------|--|
| <i>event_occ</i> | RAM_control block | High when an event has been captured and is ready to be read |
| <i>sync</i> | RAM_control block | 1pps |

Outputs

| Outputs | Destination | Description |
|-----------------------|--------------------|---|
| <i>count_hi_sync</i> | User read register | Top 32 bits of the system counter at the time of the last sync pulse before an event |
| <i>count_lo_sync</i> | User read register | Bottom 32 bits of the system counter at the time of the last sync pulse before an event |
| <i>count_hi</i> | User read register | Top 32 bits of the system counter |
| <i>count_lo</i> | User read register | Bottom 32 bits of the system counter |
| <i>count_hi_event</i> | User read register | Top 32 bits of the system counter at the time of an event |
| <i>count_lo_event</i> | User read register | Bottom 32 bits of the system counter at the time of an event |
| <i>event_cnt</i> | User read register | Number of events that have been captured since the system powered on |
| <i>event_occ1</i> | User read register | High when an event has been captured and is ready to be read |
| <i>event_flash</i> | User read register | LED that lights to show when an event has been captured |

References

[1] Chapman, Ken. "Digitally Removing a DC offset." Xilinx TechXclusives.
http://www.xilinx.com/xlnx/xweb/xil_tx_display.jsp?iLanguageID=1&category=&sGlobalNavPick=&sSecondaryNavPick=&multPartNum=1&sTechX_ID=kc_dig_offset

Cicada Note Series

<https://wikio.nrao.edu/bin/view/CICADA/CicadaNotes>